A Low Noise CMOS Low Dropout Regulator with an Area-Efficient Bandgap Reference

نویسندگان

  • Sangwon Han
  • Jongsik Kim
  • Kwang-Ho Won
  • Hyunchol Shin
چکیده

In a low dropout (LDO) linear regulator whose reference voltage is supplied by a bandgap reference, double stacked diodes increase the effective junction area ratio in the bandgap reference, which significantly lowers the output spectral noise of the LDO. A low noise LDO with the area-efficient bandgap reference is implemented in 0.18 μm CMOS. An effective diode area ratio of 105 is obtained while the actual silicon area is saved by a factor of 4.77. As a result, a remarkably low output noise of 186 nV/sqrt(Hz) is achieved at 1 kHz. Moreover, the dropout voltage, line regulation, and load regulation of the LDO are measured to be 0.3 V, 0.04%/V, and 0.46%, respectively. key words: low dropout regulator (LDO), bandgap reference, CMOS

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Noise Minimization for Low Power Bandgap Reference and Low Dropout Regulator Cores

This paper describes the techniques to design low power series low dropout regulators (LDO) with low output noise and high power supply rejection (PSR). The noise analysis of the bandgap reference is critical to the linear regulator’s output noise, since it represents the main source of noise. The necessary trade-offs that a designer faces are discussed according to the demands of modern IP cor...

متن کامل

Title A sub - 1 V , 26 μ w , low - output - impedance CMOS bandgapreference with a low dropout or source follower mode

We present a low-power bandgap reference (BGR), functional from sub-1 V to 5 V supply voltage with either a low dropout (LDO) regulator or source follower (SF) output stage, denoted as the LDO or SF mode, in a 0.5m standard digital CMOS process with 0.6 V and 0.7 V at 27 C. Both modes operate at sub-1 V under zero load with a power consumption of around 26 W. At 1 V (1.1 V) supply, the LDO (SF)...

متن کامل

Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit

Power gating technique reduces leakage power in the circuit. However, power gating leads to large voltage fluctuation on the power rail during power gating mode to active mode due to the package inductance in the Printed Circuit Board. This voltage fluctuation may cause unwanted transitions in neighboring circuits. In this work, a power gating architecture is developed for minimizing power in a...

متن کامل

GURUPRASAD AND KUMARA SHAMA: AREA EFFICIENT, LOW QUIESCENT CURRENT AND LOW DROPOUT VOLTAGE REGULATOR USING 180nm CMOS TECHNOLOGY DOI: 10.21917/ijme.2016.0050

This paper illustrates the design and implementation of a Low Drop out voltage regulator which consumes low power and occupies less area. The regulator uses single stage error amplifier hence area consuming compensation capacitor is avoided. It needs only 16μA quiescent current making it suitable for low power applications. The proposed regulator has been designed in 180nm CMOS technology and p...

متن کامل

FULL ON-CHIP CMOS LOW DROPOUT VOLTAGE REGULATOR WITH -41 dB AT 1 MHZ FOR WIRELESS APPLICATIONS

A high PSRR full on-chip and area efficient low dropout voltage regulator (LDO), exploiting the nested miller compensation technique with active capacitor (NMCAC) to eliminate the external capacitor and improve the high performance. A novel technique is used to boost the important characteristic for wireless applications regulators PSRR. The idea is applied to stabilize the Low dropout regulato...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Transactions

دوره 92-C  شماره 

صفحات  -

تاریخ انتشار 2009